Оди до главна содржина
Страничен панел
Učilnica FRI 22/23
Македонски (mk)
English (en)
Slovenščina (sl)
Македонски (mk)
Русский (ru)
한국어 (ko)
Барај
Затвори
Барај
Toggle search input
Моментално користите гостински пристап (
Најави се
)
DN
Дома
Календар
Digital Design
Дома
Курсеви
Undergraduate Programs
University study Computer and Information Science
3rd year
Computer Systems
DN
Labs
Challenge 06 - solution submission
Challenge 06 - solution submission
Due:
понеделник, 5 декември 2022, 23:59
Please, upload only VHDL and XDC files (individually or in a ZIP archive). Do not submit an entire Vivado project.
◄ Challenge 05 - solution submission
Скокни...
Скокни...
News
Forum
Project team assignment
Project work - submission of presentation slides and project files
Xilinx Vivado ML Standard edition
Nexys A7 (50T in 100T)
Nexys4 DDR
Nexys4
Nexys A7
Nexys4 DDR
Nexys4
Quick reference card - VHDL
Quick reference card - packages 1164
7 Series FPGAs Configurable Logic Block
7 Series FPGAs Memory Resources (UG473)
Challenge 01 - solution submission
Challenge 02 - solution submission
Posnetek vaj (3. 11. 2022)
Code from labs: generic counter
Challenge 03 - solution submission
Challenge 04 - solution submission
KCPSM6 Release9 30Sept14
KCPSM6 User Guide 30Sept14
Xilinx-PicoBlaze-user-guide-ug129
Code from labs: PicoBlaze example
Challenge 05 - solution submission
Code from labs: UART - transmitter module
Challenge 07 - solution submission
Code from labs: UART - transmitter module ►