# COMPUTER ARCHITECTURE

6 Central Processing Unit - CPU





## 6 Central Processing Unit – objectives and outcomes:

- A basic understanding of:
  - architecture (basic electronic circuits) and the operation of the CPU
  - synchronization of circuits with clock signal
  - Micro-programmed (SW) or Hard-wired (HW) implementation of the CPU
- Understanding of parallelism :
  - origins of existence
  - parallelisation on the instruction level
    - □ pipeline
- Understanding the execution of instructions in CPU





- Structure and operation of the CPU
- □ ARM Processor features
- ☐ Structure of CPU ARM case
- Execution of instructions
- □ Parallel execution of instructions
- □ Pipelined CPU
- □ An example of a 5-stage pipelined CPU
- □ Multiple issue processors





## 6.1 Structure and operation of the CPU


CPU (Central Processing Unit or the CPU) is a unit that executes instructions, so its performance largely determines the performance of the whole computer.


In addition to the CPU, most computers have also other processors, mainly in the input/output part of the computer.

 Basic principles of operation for all types of processors are identical.



- CPU is a digital system (built from digital electronic circuits) specific types.
- Two groups of digital circuits:
  - Combinational digital circuits
    - Status output depends only on current state of the inputs








- Memory (sequential) digital circuits
  - The state of the outputs depends on the current state of inputs and the previous states of the inputs
  - Memories remember the states

 Previous states are usually characterized as internal states, that reflect the previous states of inputs
 Example: 3-bit counter


Information about internal state

Combinational digital circuit

Memory




Example: 3-bit counter - Logisim





- Memory (Sequential) circuit:
  - □ Flip-flop one-bit memory cell
  - Register
  - Counter
  - Memory



- Memory (sequential) digital circuits can be:
  - Asynchronous the state of the circuit is changed "Immediately" after the variation in input signals.
  - Synchronous the state of the circuit as a function of the input signals can only be changed at the edge of the clock signal.
- CPU is built from
  - Combinational and
  - □ Memory (sequential) synchronous digital circuits.
- The current state of the memory circuits presents the state of the CPU.



- The operation of the CPU at any time depends on the current state of the CPU inputs and the current internal state of the CPU.
- The number of possible internal states of the CPU depends on the size (capacity) of CPU.
- The number of bits, which represent the internal state of the CPU ranges from some 10 up to 10,000 or even more.
- Digital circuits that form a CPU today are usually on a single chip.



- The basic operation of the CPU in the Von Neumann computer was described using two steps:
  - 1. Taking instruction from memory (instruction-fetch cycle), the address of the instruction is in the program counter (PC)
  - □ 2. Execution of the fetched instruction (execution cycle),

Each of these two main steps can be divided on even simpler suboperations ("Elementary" steps) ->





 1. Taking instruction from memory (instruction-fetch cycle), the address of the instruction is in the program counter (PC)

□ 2. Execution of the fetched instruction (execution cycle), which can be divided to more sub-operations:

□ Analysis (decoding) the instruction

Transfer the operands in the CPU (if not already included in the CPU registers)


□ Execution of the instruction's specific operation

□ PC ← PC + 1 or PC ← target address in branch instructions


□ Saving the result (if necessary)

RA - 6 © 2022, Škraba, Rozman, FRI












- The address of the first instruction after switching on (RESET) is determined by a certain rule.
- Upon completion of Step 2, the CPU starts again with the first step, which is repeated, as long as the CPU operates.
- The exception is when there is an interrupt or trap request.
- On such request, instead of fetching the next instruction, the jump instruction is executed to the address that is determined by the mode of interrupt or trap operation.




- Each of these steps is composed of more elementary steps and realization of CPU is basically the realization of these elementary steps.
- Each elementary step is carried out in one or more periods of clock signal - CPU clock.






#### Arbitrary (non-periodic) digital electrical signal




#### Arbitrary (non-periodic) digital electrical signal - logical presentation





#### Clock signal - periodic rectangular signal



The frequency of the periodic signal f = number of periods (cycles) in 1 second

The unit of frequency is Hertz [Hz]:  $1 \text{ Hz} = 1 \text{ [Period/sec]} = 1 \text{ [1/s]} = 1 \text{ [s}^{-1} \text{]}$ 

The duration of one period T = 1 / f

$$f = 1,25[GHz] \Rightarrow t = \frac{1}{f} = \frac{1}{1,25*10^9[1/s]} = \frac{1}{1,25}*10^{-9}[s] = 0,8*10^{-9}[s] = 0,8[ns]$$




- The state of the CPU, such as the states of all synchronous digital circuits, changing only at the edge of the clock signal (clock signal transition from one state to another).
- Edge, at which the changes happen in the CPU, is called active edge.
- CPU can also change the state at the positive and negative edges, this means that both edges are active. In one clock cycle, two changes of the CPU state can be performed.

Why is the clock signal needed at all? 2 points of view ->




- Clock signal -> synchronization of combinational circuits with various speeds
  - In synchronous digital memory (sequential) system clock signal (usually edge) provides a moment of change to the internal state of the memory digital circuit.
  - □ When the input signals in the memory circuit becomes stable, at the active edge the change of the internal state of the memory circuit can occur.





- Clock signal -> synchronization of multi-speed operations in computer
  - □ For example, access to memory in one clock cycle (read operation):






- State of CPU changes on the edges of the internal clock. Shorter clock period (higher frequency) means faster performance of CPU.
- Shortening the clock period (increasing frequency) is determined by the speed of the digital circuits and the number of circuits (length of links) through which the signal propagates.
- The minimum duration of the elementary step in the CPU is one clock period (or even half-period, if both edges are active, but this requires more complex circuit).
- Fetch and execution cycles' duration is always an integer number of periods.
- Number of periods for the execution of the instruction can vary greatly.

# Model of CPU: **MiMo**

Model of CPU implemented with logic gates in Logisim

MiMo -Microprogrammed **Model of CPU** (course OR VSP)






# Model of CPU: MiMo

Model of CPU implemented with logic gates in Logisim


MiMo – Microprogramm ed Model of CPU

**Video** 





# MiMO — Microprogrammed Model of CPU FPGA implementation




© 2022, Škraba, Rozman, FRI

# Model of CPU: Mini MiMo (course RA VSP)

Model of CPU implemented with logic gates in Logisim

Mini MiMo –
Simple Hardwired
Model of CPU
(16 instr., assembler
in Excel, ...)



https://github.com/LAPSyLAB/RALab-STM32H7/tree/main/MiniMiMo\_HW\_CPE\_Model





#### 6.2 ARM Processor - features

Much more related details explained on LAB sessions

- RISC architecture
- 3-operand register-register (load/store) computer
  - Access to the memory operands is only by using the LOAD and STORE
- 32-bit computer (FRI-SMS, ARM9, architecture ARMv5)
  - □ 32-bit memory address
  - 32-bit data bus,
  - ☐ 32-bit registers
  - □ 32-bit ALE
- 16 general purpose 32-bit registers
- Length of the memory operand 8, 16 and 32 bits
- Signed numbers are represented in two's complement
- Real numbers in accordance with standard IEEE-754 (in case of FP-unit)





- Composed memory operands are stored under the rule of little endian.
- The instructions and operands must be aligned in memory (stored on the natural addresses).
- All of the instructions are 32 bits long (4 bytes).
- ARM uses all three general addressing modes:
  - □ Immediate ADD R1, R1, #1
  - □ Direct (register) ADD r1, r1, r2
  - □ Indirect (register) LOAD/STORE LDR r1, [r0]



#### ARM - features

- Instructions for conditional branches use PC-relative addressing.
- Example of format for ALU instruction:

b31	20 19	16 15 12	11 4	3 b0	
Operation code	Rs1	Rd		Rs2	







## 6.3 Structure of the CPU (example of ARM CPU)

- 6.3.1 Data path (unit)
  - □ ALU
  - □ software accessible registers
- 6.3.2 Control unit
  - Realization
    - Micro-programmed (SW) or
    - Hardwired (HW)



- MUX multiplexer: the digital circuit, that selects one from multiple input signals and connects it to the output.
- Selection of the input signal is determined by control signal.








#### 6.3.1 Data path (unit)

The simplified structure of the CPU data paths including instruction and operand memories




All data paths are M-bit, arrows indicate the direction of transfer

#### Central processing unit - structure

#### 6.3.1 Data path (unit)


#### Mini MiMo Datapath



All thicker data paths are M-bit




#### ALU – datapath and control signals






# ALU – datapath and control signals Case of Mini MiMo CPU










## Register unit Case of Mini MiMo CPU






#### 6.3.2 Control Unit (CU)


- Is digital circuit (memory + combinational), that on the basis of the content in the instruction (register) determines control signals.
- Control signals trigger elementary steps in the datapath and consequently the execution of this instruction.
- □ IR register = 32-bit instruction register in which the instruction is transferred during the instruction-fetch cycle: machine instruction is read from the memory.
  - IR ... "Instruction Register "
- □ 2 possible ways of CU implementation:
  - Micro programmed (SW: simple, slower)
  - Hard wired (HW: complex, faster)







# Control unit (Micro-programmed implementation – e.g. MiMo model)





# Control unit (Micro-programmed implementation –MiMo model)

#### **Machine instruction XXX**

1. Micro-

2. Micro-

3. Micro

..

N. Micro instruction

Micro program for instruction:

JNEZ Rs,immed

# JNEZ Rs,immed:

if Rs != 0, PC <- immed else PC <- PC + 2

jnez Rs,immed (40)

fetch:	addrsel=pc irload=1	# Address=PC, Load IR register
	pcload=1 pcsel=pc, opcode_jump	# PC=PC+1, jump to 2+OPC

40: addrsel=pc imload=1 # Read Immediate operand -> IMRegister


aluop=sub\_op2sel=const0, if z then poincr else jump # ALU: Rs-0, If z then poincr else jump

pcincr: pcload=1 pcsel=pc, goto fetch # Increment PC and goto new command;

jump: pcload=1 pcsel=immed, goto fetch # Set address to immed and goto new command




# Control unit (Hard-wired)





# Control unit (Hard-wired): case Mini Mimo







# CU Implementation approaches - Comparison


# Control unit (Micro-programmed)

# Control unit (Hard-wired)




# Externally same, different in internal operation



























## **Execution of branch instructions**







# 6.4 Execution of instructions

An example of execution of a typical instruction for ALU operation:

■ ADD R10, R1, R3

@ R10 
$$\leftarrow$$
 R1 + R3


## **Instruction Format:**

b31	20 19	9 16	15 12 ·	11	4	3 b0
Operation code		Source register 1	Destination Register	unused		Source register 2

## Machine instruction:




#### Execution of the instruction ADD: 1. elementary step (T1) = 1 Tcpe (Clock period)






#### Execution of the instruction ADD: 2. elementary step (Tw) = n Tcpe (Clock period)






#### Execution of the instruction ADD: 2. elementary step (T2) = 1 Tcpe (Clock period)






#### **Execution of the instruction ADD**



- Execution of the instruction ADD lasts for example 5 periods (CPI<sub>ALU</sub>= 5)
  - T1: Read instruction from memory
  - □ T2: Transfer of instruction from memory into the instruction register
  - □ T3: Decode the instruction and access to the operands in registers R1, R3
  - □ T4: Execution of the operation (addition)
  - ☐ T5: Saving the result in the register R10 (writeback)




# Execution of the instruction ADD: 3. elementary step (T3) = 1 Tcpe (Clock period)






#### Execution of the instruction ADD: 4. elementary step (T4) = 1 Tcpe (Clock period)






#### Execution of the instruction ADD: 5. elementary step (T5) = 1 Tcpe (Clock period)






#### **Execution of the instruction ADD: Summary**



- Execution of the instruction ADD lasts for example 5 periods (CPI<sub>ALU</sub>= 5)
  - T1: Read instruction from memory
  - T2: Transfer of instruction from memory into the instruction register
  - □ T3: Decode the instruction and access to the operands in registers R1, R3
  - □ T4: Execution of the operation (addition)
  - □ T5: Saving the result in the register R10 (writeback)

# CPU - instr. execution: case Mini MiMo CPU






# Program Assembler in Excel

		•							
Naslov	Ozna	Ukaz v zbirniku	Strojni		Α	В	C	D	
	ka		ukaz	1 Add	ress	Instruction	Rd	Rs	
0x0000	main:	MOV R0. #0x20	e020	2	0	MOV Rd, #immed	R0	RO	
	main.	·		3	1	LDRH Rd, [Rs]	R1	RO	
0x0001		LDRH R1, [R0]	4400	4	2	MOV Rd, #immed	R0	RO	
0x0002		MOV R0, #0x21	e021	5	3	LDRH Rd, [Rs]	R2	RO	
0x0003		LDRH R2, [R0]	4800	6	4	ADD Rd, Rd, Rs	R2	R1	
0x0004		ADD R2, R2, R1	2900	7	5	MOV Rd, #immed	R0	RO	
				8	6	STRH Rd, [Rs]	R2	RO	
0x0005		MOV R0, #0x22	e022	9	7	B immed	RO	RO	
0x0006		STRH R2, [R0]	5800	10	8			Reg	-ic
0x0007	inf:	B inf	f007	11	9			Izb	
			T	Control Unit	10				1

#### Control signals for execution of:

on1	op2	ARM9 zapis	рс	рс	ir	201	dwrite	addr	reg	d	s	aluon
op1	υμε		sel	load	load	rw	uwnte	sel	sel	reg	reg	aluop
xx	xx	FETCH - vsi ukazi	1(pc+1)	1	1	0	O	O(pc)	х	х	х	х
00	10	ADD Rd, Rd, Rs	x	0	0	0	1	x	3(ALU)	Rd	Rs	op2=0b 10
01	00	LDRH Rd, [Rs]	x	0	0	0	1	2(Rs)	2(Dbus)	Rd	Rs	х
01	01	STRH Rd, [Rs]	х	0	0	1	0	2(Rs)	х	Rd	Rs	Х
11	10	MOV Rd, #immed	x	0	0	0	1	x	1 (IM)	Rd	х	Х
11	11	B immed	O(IM)	1	0	0	0	х	х	Х	х	х







# 6.5 Parallel execution of instructions

- Typical CPU arch. execution of machine instructions takes at least 3 or 4 clock periods, usually even more.
- The average number of instructions executed by the CPU in one second (IPS - Instructions Per Second):

$$IPS = \frac{f_{CPE}}{CPI}$$

 $IPS = \frac{t_{CPE}}{CDT}$  IPS is a very large number, so we divide it by 106 and get MIPS

$$MIPS = \frac{f_{CPE}}{CPI \cdot 10^6}$$

MIPS = Million Instructions Per Second

 $f_{CPE}$  = Frequency of the CPU clock

CPI = Cycles Per Instruction (average number of clock periods for the execution of one instruction)



MIPS - the number of instructions executed by the CPU in one second, can be increased in two ways: to increase f<sub>CPE</sub> and/or reduce the CPI:


$$\uparrow MIPS = \frac{\uparrow f_{CPE}}{\downarrow CPI \cdot 10^6}$$

- $\ \square$  Using faster electronic elements (increase  $f_{CPE}$  = more periods in one second)
- □ With the use of a larger number of elements we can reduce the CPI (less clock cycles per instruction) where more instructions are executed in one clock cycle
- □ Use of faster electronic components does not allow larger increase in speed; it also causes other problems.



#### General trends in Computing Evolution

#### 50 Years of Microprocessor Trend Data



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2021 by K. Rupp

Vir: https://raw.githubusercontent.com/karlrupp/microprocessor-trend-data/master/50yrs/50-years-processor-trend.png



# Increasing the number of transistors - Moore's Law

Electronic Magazine has published an article in 1965 by Gordon E. Moore in which he predicted that the number of transistors that producers are able to produce on a chip doubles every year.


■ In 1975, the prediction was adjusted to the period ob two years (number of transistors doubling every two years).

■ As it was then intended as experimental rule should apply the next few years, it is still valid today and is known as Moore's Law.

#### Moore's Law - increasing the number of transistors



# **Moore's Law**



In 1965, Gordo Number of components per IC he pace o silicon technology. Decades later, Moore's Law remains true, driven largely by Intel's unparalleled silicon expertise.

According to Moore's Law, the number of transistors on a chip roughly doubles every two years. As a result the scale gets smaller and smaller. For decades, Intel has met this formidable challenge through investments in technology and manufacturing resulting in the unparalleled silicon expertise that has made Moore's Law a reality.





■ Gordon E. Moore is now honorary president of Intel, in 1968 he was co-founder and executive vice president of Intel.

■ With the same technology in the period of 20 years some time ago, the maximum speed of logic elements increased by about 10 times.

At the same time, the maximum number of elements on a single chip increased by about 500 to as much as 5000-times in the memory chips.

# Moore's law - Transistor count through time

MODIES ISW - HANSISION	1.4	41 II	<b>▲</b>								
Moore's law – Transistor count through time					2020		DLP Colossus Mk2 GC200		59.4		
			Date of		20	020	any IC chip	Wafer Scale Engine 2	260	0 (wafer-scale design consisting	ng of 84 exposed fields (dies))
Processor	<b>\$</b>	Transistor count	introduction	Designer \$	<b>\$</b> 2	022	Flash memory	Micron's V-NAND chip		5333 (stacked package of 16	232-layer 3D NAND dies)
AMD Epyc 7763 (Milan) (64-core, 64-bit)		?	2021	AMD		7 & ′ (TSN		1064 mm <sup>2</sup> (8x81+416) <sup>[142]</sup>		?	
Intel 4004 (4-bit, 16-pin)		2,250	1971	Intel		10,0	00 nm	12 mm <sup>2</sup>		188	
NEC µCOM-4 (4-bit, 42-pm)		2,500 <sup>[17][18]</sup>	1973	NEC	1	7,50	0 nm <sup>[19]</sup>	?		?	
Intel 4040 (4-bit, 16-pin)		3,000	1974	Intel		10,0	00 nm	12 mm <sup>2</sup>		250	
TMX 1795 (?-bit, 24-pin)		3,078 <sup>[16]</sup>	1971	Texas Instruments		?		30.64 mm <sup>2</sup>		100.5	
Intel 8008 (8-bit, 18-pin)		3,500	1972	Intel		10,0	00 nm	14 mm <sup>2</sup>		250	
Intersil IM6100 (12-bit, 40-pin; clone of PDP-8)		4,000	1975	Intersil		?		?		?	
Motorola 6800 (8-bit, 40-pin)		4,100	1974	Motorola	(	6,00	0 nm	16 mm <sup>2</sup>		256	
MOS Technology 6502 (8-bit, 40-pin)		4,528 <sup>[b][22]</sup>	1975	MOS Technology	1	8,00	0 nm	21 mm <sup>2</sup>		216	
CDP 1801 (8-bit, 2-chip, 40-pin)		5,000	1975	RCA		?		?		?	
RCA 1802 (8-bit, 40-pin)		5,000	1976	RCA	!	5,00	0 nm	27 mm <sup>2</sup>		185	
Intel 8080 (8-bit, 40-pin)		6,000	1974	Intel	(	6,00	0 nm	20 mm <sup>2</sup>		300	
Intel 8085 (8-bit, 40-pin)		6,500	1976	Intel	1	3,00	0 nm	20 mm <sup>2</sup>		325	
AMD Epyc (32-core 64-bit, SIMD, caches)		19,200,000,000	2017	AMD		14 n	ım	768 mm <sup>2</sup>		25,000,000	
Apple M2 (deca-core 64-bit ARM64 SoC, SIMD, caches)		20,000,000,000 <sup>[153]</sup>	2022	Apple		5 nn	n	?		?	
AMD Epyc 7773X (Milan-X) (multi-chip module, 64		22 22 22 22 1150	0000			7 &	12 nm	1352 mm <sup>2</sup> (Milan +			

Year Component

2022

microprocessor

(commercial)

GPU

Name

M1 Ultra

Nvidia H100

AMD Epyc (32-core 64-bit, SIMD, caches)	19,200,000,000	2017	AMD	14 nm	768 mm <sup>2</sup>	25,000,000
Apple M2 (deca-core 64-bit ARM64 SoC, SIMD, caches)	20,000,000,000 <sup>[153]</sup>	2022	Apple	5 nm	?	?
AMD Epyc 7773X (Milan-X) (multi-chip module, 64 cores, 768 MB L3 cache)	26,000,000,000 + Milan <sup>[150]</sup>	2022	AMD	7 & 12 nm (TSMC)	1352 mm <sup>2</sup> (Milan + 8×36) <sup>[150]</sup>	?
AWS Graviton2 (64-bit, 64-core ARM-based, SIMD, caches) <sup>[134][135]</sup>	30,000,000,000	2019	Amazon	7 nm	?	?
Apple M1 Pro (10-core, 64-bit)	33,700,000,000 <sup>[145]</sup>	2021	Apple	5 nm	245mm <sup>2[146]</sup>	137,600,000
Power10 dual-chip module (30 SMT8 cores or 60 SMT4 cores)	36,000,000,000 <sup>[149]</sup>	2021	IBM	7 nm	1204 mm <sup>2</sup>	29,900,000
AMD Epyc Rome (64-bit, SIMD, caches)	39,540,000,000 <sup>[131]</sup> [132]	2019	AMD	7 & 12 nm (TSMC)	1008 mm <sup>2</sup>	39,226,000
IBM Telum dual-chip module (2×8 cores, 2×256 MB cache)	45,000,000,000 <sup>[151]</sup> [152]	2022	IBM	7 nm (Samsung)	1060 mm <sup>2</sup>	42,450,000
Apple M1 Max (10-core, 64-bit)	57,000,000,000 <sup>[147][145]</sup>	2021	Apple	5 nm	420.2 mm <sup>2[148]</sup>	135,600,000
Apple M1 Ultra (dual-chip module, 2×10 cores)	114,000,000,000 <sup>[2][3]</sup>	2022	Apple	5 nm	840.5 mm <sup>2[148]</sup>	135,600,000
Processor	MOS transistor count	Date of introduction	Designer	MOS process (nm)	Area (mm²)	Transistor density, tr./mm <sup>2</sup>


man, FRI

Number of MOSFETs

(in billions)

114 (dual-die SoC; entire M1 Ultra is a multi-chip module)

80





# How to effectively utilize multiple items?

- Efficient increase in speed of CPU:
  - □ CPU performs parallel more operations, which means an increase in the number of needed logic elements.

# Parallelism can be exploited on several levels:

- Parallelism at the level of instructions:
  - Some instructions in the program can be carried out simultaneously in parallel
  - ☐ CPU in the form of **pipeline**:
    - Exploitation of parallelism at the level of instructions
    - An important advantage: the programs stay the same !!!
    - Limited, so we are looking for other options

#### Parallel execution of instructions

- The first higher-level parallelism is called parallelism at the level of threads.
  - Multithreading
  - □ Multi-core processors

- Parallelism at the level of CPU (MIMD multiprocessors, multicomputers)
- Data-level Parallelism (GPU, SIMD, Vector units)




#### Intel Core i7 Haswell

- ☐ Feature size 22 nm (= 22 \* 10-9 m)
- ☐ The number of transistors 1.6 billion (= 1600000000)
- □ The size of the chip 160 mm<sup>2</sup> (From 10x to 26x mm<sup>2</sup>)
- ☐ The clock frequency from 2.0 GHz to 4.4 GHz
- ☐ The number of cores (CPU) 4
- graphics processor
- □ Socket LGA 1150
- □ TDP (Thermal design Power) from 11.5 W to 84 W
- □ Price ≈ 300-400 \$




# Structure of 4-core processor Intel Core i7 (Haswell)






#### Example parallelism level instructions, threads and cores Intel 80x86






# CPU chip on the socket with the contacts (LGA775)




The upper side




Lower side with the contacts and the capacitors

#### Intel 80x86






### Intel chip Core i7 (Haswell)



#### Example parallelism level instructions, threads and cores Intel 80x86


Intel Core i7
(Ice Lake I.2019) Čip






Case: CPU-level parallelism: MIMD Computers

## Examples: MIMD (Multiple Instruction multiple Data)










Case: CPU-level parallelism: GPU, SIMD, Vector units


# Parallel processing of data





# 6.6 Pipelined CPU (data unit)

- It is the realization of the CPU, where several instructions are executed simultaneously, so that the elementary steps of the instructions overlap.
- In a pipelined CPU, instructions are executed similar to industrial assembly line production (eg. cars) or laundry processing facilities:



Execution of the instruction can be divided into smaller elementary steps, sub-operations. Each sub-operation takes only fraction of the total time required to execute a instruction.




■ CPU is divided into **stages** or **pipeline segments**, that correspond to sub-operations of instruction.

 each sub-operation is executed by a certain stage or segment of the pipeline.


■ The stages are interconnected, on the one side instructions enter, then they travel through the stages, where sub-operations are executed, and they exit on on the other side of the pipeline.

At the same time, there are as many instructions executed in parallel as many stages is there in the pipeline.










































### 6. clock period



© 2022, Škraba, Rozman, FRI RA - 6 87



# Comparison of non-pipelined and 5-stage pipelined CPU



RA - 6


stage IF

stage ID

stage EX

stage MA

stage WR





#### Central processing unit - execute instructions



□ Reading instruction (IF - Instruction Fetch

Decoding instruction and access to registers (ID - Instruction decode

□ Execution of instruction (EX – Execute

□ Memory access (MA - Memory Access)

(Only for the LOAD instruction and STORE)

□ Saving the result in the register (WR - Write Register

If we can unify all the instructions to these common elementary steps,we can also speed up the execution of the instructions:

more instructions can be executed at the same time (each in its own elementary step) -> pipeline



Performance of the pipelined CPU is determined by the rate of exit from the instruction pipeline.


Since stages are linked together, the shifts of instructions from one stage to another has to be excecuted at the same time.

The shifts typically occur each clock cycle.

■ Duration of one clock period  $t_{CPE}$  can not be shorter than the time required to execute the slowest sub-operation in the pipeline.




## Case: 5-stage pipelined CPU



Reading instruction IF = Instruction Fetch




## Case: 5-stage pipelined CPU



Decode instruction and access operands in the registers ID = Instruction Decode




## Case: 5-stage pipelined CPU



Execution of operation EX = Execute




## Case: 5-stage pipelined CPU



Access to operands in memory (LOAD / STORE) MA = Memory Access



## Case: 5-stage pipelined CPU








# Execution of instructions in non-pipelined and pipelined CPU


#### Non-pipelined CPE



 1.instr.
 step 1:
 step 2
 step 3
 step 4
 step 5

 2.instr.
 step 1:
 step 2
 step 3
 step 4
 step 5

### Pipelined CPU



 1.instr.
 step 1:
 step 2
 step 3
 step 4
 step 5

 2.instr.
 step 1:
 step 2
 step 3
 step 4
 step 5



- Today, all more powerful processors are designed as a pipelined processors.
- In developing the pipelined CPU, it is important that executions of all sub-operations take about the same time balanced pipeline.

■ With an ideally balanced CPU with *N* stages or segments, the performance is *N* times greater than non-pipelined CPU.

■ Each individual instruction is not executed any faster, but there are *N* instructions in the pipeline executed at the same time.



■ At the output of the pipeline, we get *N* times more executed instructions than in non-pipelined CPU.

■ The average number of clock cycles for the instruction (*CPI*) Is ideally *N* times lower than at the non-pipelined CPU.

The duration of the execution of each instruction (latency) is equal to N x t<sub>CPE</sub>, that is, at the same clock period, the same in the nonpipelined CPU.



- Can we at a sufficiently large number of stages N make CPU much faster (N times faster)?
  - □ No. Instructions, that are in the pipeline at the same time (each in its stage), can depend on each other in some way dependent and therefore a certain instruction can not be always executed in next clock period.
- These events are called **pipeline hazards**.





- structural hazards when several stages of the pipeline in the same clock period requires the same unit,
- □ data hazards where some instruction needs the result of the previous instruction, but is not yet available
- control hazards at the instructions that change the value of the PC (control instructions: jumps, branches, calls, ...)




Pipelined CPU - types of pipeline hazards:

**ADD** 


LDR/STR

- structural hazards
  - access to the same unit (eg. cache)



- data hazards
  - operand dependence between instructions

ADD r1, r2, r3 ADD r5, r3, r1



- hazard control
  - branch instructions (filling the pipeline)

LOOP: BNE LOOP (1.) 3. instr. 1. instr. 2. instr. ADD. \_MOV **ADD BNE LOOP** 


MOV



#### Pipelined CPU - pipeline hazards: common solutions

#### structural hazards


 Solution -> separation of caches (instructions, operands - Harvard Arch.



#### data hazards

 Solution -> operand forwarding between the stages

ADD r1, r2, r3 ADD r5, r3, r1




#### control hazards

Solution -> predict the condition and branch address


LDR (2.) STR (3.) BNE LOOP (1.) ADD MOV

LOOP:





- Due to the risk of pipeline hazards, part of the pipeline at least has to stop until hazard is resolved (the pipeline at that time does not accept new instructions).
- The increase in speed, therefore, is not *N* times.
- By increasing the number of stages N, the pipeline hazards occur more frequently and the pipeline is no longer as effective as with lower number of stages.



N number of stages





# 6.7 Cases of 5-stage pipelined CPU

- General 5-stage pipeline
- FRI SMS Atmel 9260 ARMv5





# General 5-stage pipeline

- The base should be the execution of instructions in five steps, as we described in the previous section.
- Execution of the instruction is divided into 5 sub-operations in accordance with the steps from the previous section, and CPU divided in five stages or segments:
  - □ Stage IF (Instruction Fetch) read instruction
  - □ Stage ID (Instruction decode) decode the instruction and access to registers
  - □ Stage EX (Execute) the execution of the operation
  - ☐ Stage MA (Memory Access) access memory
  - □ Stage WR (Write Register) save the result




Each stage of the pipeline must execute its sub-oepration in single clock cycle (period).


■ The IF and MA stages can simultaneously access memory (in same clock period) - a structural hazard happens.

 To eliminate this kind of structural hazards, we must divide the cache into separate instruction and operand caches (Harvard architecture principle).





For the simultaneous access to instruction (stage IF) and operand in cache (stage MA), the structural hazard occurs in the pipeline



Structural hazard, that would occur due to simultaneous access of stages IF and MA to memory, is eliminated by using Harvard architecture on caches



#### **Pipelined CPU**


In the IF stage of pipelined CPU, the access to the instruction cache happens each clock period, however, in the non-pipelined CPU access happens only every five clock periods (in case of 5 clock periods instructions).

The speed of information transfer between the cache and the CPU must be in case of pipelined CPU, five times higher than in non-pipelined CPU.

When designing the pipelined CPU, it is important to ensure that CPU units (registers, ALU, ...) are not required to do two different operations.




(ALU instruction: e.g. ADD R1,R2,R3)






(LOAD/STORE instruction: Calculation of address in EX, access in MA)






(LOAD/STORE instruction: Calculation of address in EX, access in MA)





(BRANCH instructions: e.g. B, BNE LABEL in ALU in stage EX)








- The pipeline has 5 stages; between them there are intermediate registers in which the results of sub-operations in each level are stored and all data that is needed in following stages.
- In stage IF, the instruction is read and transferred to the instruction register, and the content of the program counter PC is increased by 4 (instructions are 4 bytes long).
- Program Counter is necessary to be increased in stage IF because usually in each clock period, one instruction is fetched from instruction cache.

#### **Pipelined CPU**


- The instruction currently executed (pointed by PC content) is stored in the intermediate registers (IR) because it is needed for branch instructions in the EX stage.
- Branch instructions usually write new address into PC (branch or target address), which is calculated by ALU in stage EX.
- Address for operands in instructions LOAD/STORE (indirect addressing) is also calculated by ALU in stage EX.
- Each stage executes its own instructions, therefore the intermediate registers IR in all stages always store the instructions that are read from instruction cache every clock period.

Case: Structure of 5-stage pipelined CPU: FRI SMS - Atmel 9260, ARMv5 architecture





Primer zmogljivih cevovodov: Intel, AMD (splošen pogled)







# 6.8 Multiple issue processors

- With pipelined CPU and solving the pipeline hazards, we can achieve CPI values close to 1.
- If we want to reduce the CPI below 1, we must fetch and issue several instructions in in each clock period (and also executed them).
- Such processors are denoted as multiple-issue processors and can be divided into two groups:
  - superscalar processors instructions, that are executed in parallel, are determined by a logic in a processor – dynamic decision
  - VLIW processors instructions, that are executed in parallel, are determined by a program (compiler) – static decision




**Superscalar processor** is a pipelined processor which is capable of simultaneous fetching, decoding and executing several instructions.

- The number of fetched and issued instructions in one clock period is dinamically adjusted during the program execution and determined by processor's logic.
- Processor, that can issue a maximum of n instructions is denoted as *n-issue* superscalar processor.
- Parallel (superscalar) performance requires additional interfaces and additional stages for determining interdependencies, validation and eventual retrieval of results ->





#### Superscalar processor




# simplified scheme of superscalar processor based on 5-stage pipeline

 One of the functional units in the EX stage is also stage MA (combined functional unit LOAD/STORE or separate functional units for LOAD and STORE).










# ARM Cortex-M7 → Dual-issue





**VLIW (Very Long Instruction Word)** Processors are executing long instructions, which consist of several ordinary machine instructions that are executed in parallel by a processor using variety of functional units.

■ In the long instruction, each unit executes its own instruction.

VLIW instruction consists of instructions for each functional unit

Instruction for 1. Instruction for 2. Instruction for 3. functional unit functional unit functional unit


Case of VLIW instruction composition:

ALU ALU	FPU	LOAD	STORE
---------	-----	------	-------



- Compiler is looking in program for mutually independent instructions, that can be executed in parallel in functional units, and merges them in long instructions.
- Number of instructions, which are fetched and issued in one clock period is determined by the compiler and is not changed during the execution (static decision).
- If the compiler can not find enough instructions for all functional units in long instruction, missing instructions are replaced by the instruction NOP (No OPeration).








Comparison: Superscalar vs. VLIW processor

### Superscalar processor

Dynamic acquisition of several instructions (CPU decides during the execution)



VLIW processor STORE ... CPU – dynamical decisions

Static schedule in long instructions (compiler decides before the execution)

