



FMC + 128 Mbit SDRAM

Flexible Memory Controller




FMC SDRAM

→ hablo de los 2 chips SDRAM o por más



Mi mano no visto le en esp. :

SDRAM1
(address)



NASTAVLJIV:

- stejno banka, kai nuj, jdu noslovn.
- stejno vrstic/stolpcov
- vse potrebuji dovolni parametri
- pogostost afričenja

OMEJITVE:

- ne podprtje despotičnih poskusov
 - angusti koda Simultane
 - na en procesorj
 - LW ukratko zgoraj
 - READ nizke proti SDRAM-u
- 1. podprtje vse CPE, ostale
 - 3 seprem v logičnem PPO
 - in potem če niso ledje, CPE
 - zavrtajo se podolge, mo
 - žih hitrejši vse

Za násťa pôjde SORÁS kódmiesto bomo upozbe:
HAL:

```
typedef struct
{
    FMC_SDRAM_TypeDef          *Instance; /*!< Register base address */
    FMC_SDRAM_InitTypeDef      Init;      /*!< SDRAM device configuration parameters */
    __IO HAL_SDRAM_StateTypeDef State;    /*!< SDRAM access state */
    HAL_LockTypeDef             Lock;     /*!< SDRAM locking object */
    DMA_HandleTypeDef           *hdma;    /*!< Pointer DMA handler */
} SDRAM_HandleTypeDef;
```

```
typedef struct
{
    __IO uint32_t SDCR[2];      /*!< SDRAM Control registers , Address offset: 0x140-0x144 */
    __IO uint32_t SDTR[2];      /*!< SDRAM Timing registers , Address offset: 0x148-0x14C */
    __IO uint32_t SDCMR;        /*!< SDRAM Command Mode register, Address offset: 0x150 */
    __IO uint32_t SDRTR;        /*!< SDRAM Refresh Timer register, Address offset: 0x154 */
    __IO uint32_t SDSR;         /*!< SDRAM Status register, Address offset: 0x158 */
} FMC_Bank5_6_TypeDef;
```

Celoten SDRAM kultu ji → CPE vlasti bť
le f register

Ko mi upozbe: le en SDRAM CP,
potrebujem le 4 pora register,
zadaj si le strobus
→ definuje konfiguracio

```
typedef struct
{
    uint32_t SDBank;           /*!< Specifies the SDRAM memory device that will be used.
                                This parameter can be a value of @ref FMC_SDRAM_Bank */
    uint32_t ColumnBitsNumber; /*!< Defines the number of bits of column address.
                                This parameter can be a value of @ref FMC_SDRAM_Column_Bits_number. */
    uint32_t RowBitsNumber;    /*!< Defines the number of bits of column address.
                                This parameter can be a value of @ref FMC_SDRAM_Row_Bits_number. */
    uint32_t MemoryDataWidth;  /*!< Defines the memory device width.
                                This parameter can be a value of @ref FMC_SDRAM_Memory_Bus_Width. */
    uint32_t InternalBankNumber; /*!< Defines the number of the device's internal banks.
                                This parameter can be of @ref FMC_SDRAM_Internal_Banks_Number. */
    uint32_t CASLatency;       /*!< Defines the SDRAM CAS latency in number of memory clock cycles.
                                This parameter can be a value of @ref FMC_SDRAM_CAS_Latency. */
    uint32_t WriteProtection;  /*!< Enables the SDRAM device to be accessed in write mode.
                                This parameter can be a value of @ref FMC_SDRAM_Write_Protection. */
    uint32_t SDClockPeriod;    /*!< Define the SDRAM Clock Period for both SDRAM devices and they allow
                                to disable the clock before changing frequency.
                                This parameter can be a value of @ref FMC_SDRAM_Clock_Period. */
    uint32_t ReadBurst;        /*!< This bit enable the SDRAM controller to anticipate the next read
                                commands during the CAS latency and stores data in the Read FIFO.
                                This parameter can be a value of @ref FMC_SDRAM_Read_Burst. */
    uint32_t ReadPipeDelay;    /*!< Define the delay in system clock cycles on read data path.
                                This parameter can be a value of @ref FMC_SDRAM_Read_Pipe_Delay. */
} FMC_SDRAM_InitTypeDef;
```

→ doleč, ak je upozbe' inten PRO

Ta pod. struktura nám pomáha nastaví být v
 Timing register
 ↴ SDTR


```
typedef struct
{
    uint32_t LoadToActiveDelay;           /*!< Defines the delay between a Load Mode Register command and
                                            an active or Refresh command in number of memory clock cycles.
                                            This parameter can be a value between Min_Data = 1 and Max_Data = 16 */
    uint32_t ExitSelfRefreshDelay;        /*!< Defines the delay from releasing the self refresh command to
                                            issuing the Activate command in number of memory clock cycles.
                                            This parameter can be a value between Min_Data = 1 and Max_Data = 16 */
    uint32_t SelfRefreshTime;             /*!< Defines the minimum Self Refresh period in number of memory clock
                                            cycles.
                                            This parameter can be a value between Min_Data = 1 and Max_Data = 16 */
    uint32_t RowCycleDelay;              /*!< Defines the delay between the Refresh command and the Activate command
                                            and the delay between two consecutive Refresh commands in number of
                                            memory clock cycles.
                                            This parameter can be a value between Min_Data = 1 and Max_Data = 16 */
    uint32_t WriteRecoveryTime;          /*!< Defines the Write recovery Time in number of memory clock cycles.
                                            This parameter can be a value between Min_Data = 1 and Max_Data = 16 */
    uint32_t RPDelay;                   /*!< Defines the delay between a Precharge Command and an other command
                                            in number of memory clock cycles.
                                            This parameter can be a value between Min_Data = 1 and Max_Data = 16 */
    uint32_t RCDDelay;                 /*!< Defines the delay between the Activate Command and a Read/Write
                                            command in number of memory clock cycles.
                                            This parameter can be a value between Min_Data = 1 and Max_Data = 16 */
} FMC_SDRAM_TimingTypeDef;
```



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	TRCD				TRP				TWR			
				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TRC				TRAS				TXSR				TMRD			
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Res	RPIPE[1:0]		RBURST		SDCLK		WP	CAS		NB	MWID		NR		NC	
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

Přeslouží následně i k OPC/DMA (ne ATTRbually)
 V našem prototypu SDRAM-u:



SDRAM
CPU

28-bits

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res.	Res.	Res	Res.	Res.	Res.	Res.						MRD
											RW	RW	RW	RW	RW
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MRD								NRFS				CTB1	CTB2	MODE	
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

Osredoveanje:

Vsebuje SDRAM vredno je treba osrediti na 1x
v 64 ms

SDRAM želeno osredovi to tako, da v SDRAM
postavlja tudi AUTO REFRESH

SDRAM ima interni strok, ki mu lahko določimo
vrednost v času bivalnosti, to ob katerem AR
vrednost se posreduje na 1

Imam 4096 vrednic \Rightarrow v 64 ms moram odseti
češči 4096 vrednic

$$\text{če 1 vredna } 64 \text{ ms} / 4096 = 15.625 \mu\text{s}$$

POGOSTOST

OSVETLANJA

to je vredne
v JZEC v
FMC



