


# Zaduyč:

→ V/I naprave so ponovno postavljave

→ CPE so vidne kot 1 od več pom. betel

Prva naprava na vrsti: GPIO vmesnik


General Purpose I/O




Podatek, ki se CPE pošlje v GPIO vmesnik & pride na Pinih

"0" (0V)      "1" (1.8V)

## OUTPUT:



## INPUT:




GPI0 potrebuje vsaj dve pom. besedi:

↳ 2 registra


PODATLOVNI REGISTER (DATA RES)  
= preskupi logična mreža  
med pod. vodl. in PINi

(MODE RES)  
REGISTER NAJONNA  
ALI SIFER

↓  
določa, ali je  
potrebna pin  
vhod ali izhod  
pelaš iz CPE



log. mreža za nastavljanje delovanja



0x4002 2800 - 0x4002 2BFF	GPIOK
0x4002 2400 - 0x4002 27FF	GPIOK
0x4002 2000 - 0x4002 23FF	GPIOI
0x4002 1C00 - 0x4002 1FFF	GPIOH
0x4002 1800 - 0x4002 1BFF	GPIOG
0x4002 1400 - 0x4002 17FF	GPIOF
0x4002 1000 - 0x4002 13FF	GPIOE
0x4002 0C00 - 0x4002 0FFF	GPIOD
0x4002 0800 - 0x4002 0BFF	GPIOC
0x4002 0400 - 0x4002 07FF	GPIOB
0x4002 0000 - 0x4002 03FF	GPIOA

```

/*!< AHB1 peripherals */
#define GPIOA_BASE (AHB1PERIPH_BASE + 0x0000UL)
#define GPIOB_BASE (AHB1PERIPH_BASE + 0x0400UL)
#define GPIOC_BASE (AHB1PERIPH_BASE + 0x0800UL)
#define GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00UL)
#define GPIOE_BASE (AHB1PERIPH_BASE + 0x1000UL)
#define GPIOF_BASE (AHB1PERIPH_BASE + 0x1400UL)
#define GPIOG_BASE (AHB1PERIPH_BASE + 0x1800UL)
#define GPIOH_BASE (AHB1PERIPH_BASE + 0x1C00UL)
#define GPIOI_BASE (AHB1PERIPH_BASE + 0x2000UL)

```

```

/*!< Peripheral memory map */
#define APB1PERIPH_BASE PERIPH_BASE
#define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL)
#define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL)
#define AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000UL)

```

```

#define PERIPH_BASE 0x40000000UL

```

$$0x40000000 + 0x00020000 + 0x0800 = \boxed{0x40020800} \rightarrow \underline{\underline{GPIOC}}$$

unsigned int \*pNaslovGPIOC = GPIOC\_BASE;

\*pNaslovGPIOC = 0x5555;

MODER: 0x40020800 + 0x00

IDR: 0x40020800 + 0x10

ODR: 0x40020800 + 0x14

---

Kako pa U/I naprave komunicirajo s CPE?



PROBLEMI:

1. U/I naprave ne imajo pripravljenih  
ni nujno LOW/SIDRE ulazov

2. CPE ni v nosilnem prostoru.

naprava



↳ CPE ni nosilnik te naprave



TA NAČIN KOMUNICIRANJE CPE → U/I naprave

ni pogosto v delujočem stanju

# PRELINITIVE



PRELINITIVNA LATENCA / ZAKASNI REV

↳ MORA BITI OTO KRATSA

## ODZIV CPE NA PREKINTOVANO ZAHTEVO

1. ZAKLJUCI UKAZE, KI SE NAVADNO IN SPREMENLJIVO STANJE V CPE (ref. 10) IN V MEM (EX, MEM, WB)

↳ UKAZA V IF in ID spomenite  
le PC za P

2) STERANI PC (naslov ~~edno~~, ki je bil  
v ID stopnji) → NA VRHO SKLADA  
→ HW !!


3) PC ← naslov PSP (npr. 0x00000000)  
↳ sedaj se izvaja PSP

## KAKO SE VENEVA IT PSP?

1. Preberi PC s sleden  
ukaz "POP PC"

Kako sprožimo predintremsko obliko!

→ CPE ima priključ (PIN) ≈ IRQ



Kaj pu, če je naprava več?


1. Vse naprave si delijo IRQ

↳ CPE prebere (LOAD) statusne registre vseh V/I naprav

↳ PROGRAMSKO  
IZPRAVEVANJE  
PRIORITETA PREDNITVENIH  
ZAHTEV DOLOČENA PROGRAMSKO

2. Vsaka naprava ima svoj IRQ pin

→ vsake IRQ vhod ima svoj PSP



te pride predi. edito  $n$  IRQ<sub>i</sub>:

PC  $\leftarrow$  M[4 × IRQ<sub>i</sub>]

VEKTORSKE PREKINTIVE



```

/* Provide weak aliases for each Exception Handler to the Default_Handler.
 * As they are weak aliases, any function with the same name will override
 * this definition.
 */
/* ===== */
.weak NMI_Handler
.thumb_set NMI_Handler,Default_Handler

.weak HardFault_Handler
.thumb_set HardFault_Handler,Default_Handler

.weak MemManage_Handler
.thumb_set MemManage_Handler,Default_Handler

.weak BusFault_Handler
.thumb_set BusFault_Handler,Default_Handler

.weak UsageFault_Handler
.thumb_set UsageFault_Handler,Default_Handler

.weak SVC_Handler
.thumb_set SVC_Handler,Default_Handler

.weak DebugMon_Handler
.thumb_set DebugMon_Handler,Default_Handler

.weak PendSV_Handler
.thumb_set PendSV_Handler,Default_Handler

.weak SysTick_Handler
.thumb_set SysTick_Handler,Default_Handler

.weak WWDG_IRQHandler
.thumb_set WWDG_IRQHandler,Default_Handler

.weak PVD_IRQHandler
.thumb_set PVD_IRQHandler,Default_Handler

.weak TAMP_STAMP_IRQHandler
.thumb_set TAMP_STAMP_IRQHandler,Default_Handler

.weak RTC_WKUP_IRQHandler
.thumb_set RTC_WKUP_IRQHandler,Default_Handler

```

```

g_pfnVectors:
.word _estack
.word Reset_Handler
.word NMI_Handler
.word HardFault_Handler
.word MemManage_Handler
.word BusFault_Handler
.word UsageFault_Handler
.word 0
.word 0
.word SVC_Handler
.word DebugMon_Handler
.word 0
.word PendSV_Handler
.word SysTick_Handler

/* External Interrupts */
.word WWDG_IRQHandler /* Window WatchDog */
.word PVD_IRQHandler /* PVD through EXTI Line detection */
.word TAMP_STAMP_IRQHandler /* Tamper and TimeStamps through the EXTI line */
.word RTC_WKUP_IRQHandler /* RTC Wakeup through the EXTI line */
.word FLASH_IRQHandler /* FLASH */
.word RCC_IRQHandler /* RCC */
.word EXTI0_IRQHandler /* EXTI Line0 */
.word EXTI1_IRQHandler /* EXTI Line1 */
.word EXTI2_IRQHandler /* EXTI Line2 */
.word EXTI3_IRQHandler /* EXTI Line3 */
.word EXTI4_IRQHandler /* EXTI Line4 */
.word DMA1_Stream0_IRQHandler /* DMA1 Stream 0 */
.word DMA1_Stream1_IRQHandler /* DMA1 Stream 1 */
.word DMA1_Stream2_IRQHandler /* DMA1 Stream 2 */
.word DMA1_Stream3_IRQHandler /* DMA1 Stream 3 */
.word DMA1_Stream4_IRQHandler /* DMA1 Stream 4 */
.word DMA1_Stream5_IRQHandler /* DMA1 Stream 5 */
.word DMA1_Stream6_IRQHandler /* DMA1 Stream 6 */
.word ADC_IRQHandler /* ADC3, ADC2 and ADCs */
.word CAN1_TX_IRQHandler /* CAN1 TX */
.word CAN1_RX0_IRQHandler /* CAN1 RX0 */
.word CAN1_RX1_IRQHandler /* CAN1 RX1 */
.word CAN1_SCE_IRQHandler /* CAN1 SCE */
.word EXTI9_5_IRQHandler /* External Line[9:5]s */
.word TIM3_IRQHandler /* TIM3 Break and TIM8 */
.word TIM1_UP_TIM10_IRQHandler /* TIM1 Update and TIM10 */
.word TIM1_BRK_TIM9_IRQHandler /* TIM1 Break and TIM9 */
.word TIM1_CC_IRQHandler /* TIM1 Capture Compare */
.word TIM2_IRQHandler /* TIM2 */
.word TIM8_IRQHandler /* TIM8 */
.word TIM4_IRQHandler /* TIM4 */
.word I2C1_EV_IRQHandler /* I2C1 Event */

```

Vector Number	Description	Type
0	Division by zero	Fault
1	Debug	Fault
2	NMI	Interrupt
3	Breakpoint	Trap
...	...	...
...	...	...
14	Page Fault	Fault
...	...	...
32-255	External interrupts on INTR	Interrupt

**Default\_Handler:**  
**Infinite\_Loop:**  
**b Infinite\_Loop**

```

1 IRQ_Handler:
2 <handler instructions>
3 ...
4 ...
5 subs pc, lr, #4 // pc <- lr-4

```

```

1 .org 0x00000000
2 Vector_Table:
3 b Reset_Handler
4 b Undefined_Handler
5 b SWI_Handler
6 b Prefetch_Handler
7 b Abort_Handler
8 nop // never used
9 b IRQ_Handler
10 b FIQ_Handler
11
12
13 Reset_Handler:
14 <handler instructions>
15 Undefined_Handler:
16 <handler instructions>
17 SWI_Handler:
18 <handler instructions>
19 Prefetch_Handler:
20 <handler instructions>
21 Abort_Handler:
22 <handler instructions>
23 IRQ_Handler:
24 <handler instructions>
25 FIQ_Handler:
26 <handler instructions>

```