

## MiMo – Model Mikroprogramirane CPE v0.5

Naslov/ signal	Kontrolni (»Control«) ROM 256x32bitov (23 izkoriščenih)														Opis vsebine mikroprograma			Odločitveni (»Decision«) ROM 256x16bitov		
	1	2	1	2	2	1	1	1	1	2	2	1	2	4	Oznaka/ op.koda:	Oznaka: strojni ukaz ali »mikroukaz«	Opis mikroukaza	Mikroukaz	true 8bit	false 8bit
	swrite	datasel	indexsel	cond	regsrc	imload	irload	dwrite	pload	pcsel	addrsel	datawrite	op2sel	aluop						
0						1				0				fetch:	»IR<-M[PC]«	IR<-M[PC],goto [1]	addrsel=pc irload=1	1	1	
1		1						1	0						»PC<-PC+1«	PC++, goto »Op+2«	pload=1 pcsel=pc, opcode_jump	2	2	
2					2		1					0	0	0:	ADD Rd,Rs,Rt	ADD op. Rd,Rs,Rt, goto fetch:	aluop=add op2sel=treg dwrite=1 regsrc=aluout, goto fetch	0	0	
42 0x2a						1				0				40:	JNEZ Rs,immed	immed<-M[PC], goto [0x82]	addrsel=pc imload=1	82	82	
65 0x41					0		1			0				63:	LI Rd,Immed	Rd<-immed<-M[PC], goto pcincr:	addrsel=pc dwrite=1 regsrc=databus, goto pcincr	84	84	
67 0x43						1				0				65:	SW Rd,immed	immed<-M[PC], goto [0x83]	addrsel=pc imload=1, goto 83	83	83	
130 0x82				2								2	1		JNEZ Rs,immed	SUB op. Rs-0, if Z then pcincr: else jump:	aluop=sub op2sel=const0, if z then pcincr else jump	84	85	
131 0x83		1								1	1				SW Rd,immed	Rd->M[immed]; goto pcincr:	addrsel=immed datawrite=1 datasel=dreg, goto pcincr	84	84	
132 0x84									1	0				pcincr:	PC++, goto fetch:	PC<-PC+1, goto fetch:	pload=1 pcsel=pc, goto fetch	0	0	
133 0x85									1	1				jump:	PC<-immed, goto fetch:	immed->PC, goto fetch:	pload=1 pcsel=immed, goto fetch	0	0	

- |  |  |  |   |   |   |  |
|--|--|--|---|---|---|--|
| <b>datasel:</b><br><ul style="list-style-type: none"> <li>• 0..PC</li> <li>• 1..Dreg</li> <li>• 2..Treg</li> <li>• 3..ALU</li> </ul> | <b>regsrc:</b><br><ul style="list-style-type: none"> <li>• 0..DBus</li> <li>• 1..IMM</li> <li>• 2..ALU</li> <li>• 3..Sreg</li> </ul> | <b>pcsel:</b><br><ul style="list-style-type: none"> <li>• 0..PC+1</li> <li>• 1..IMM</li> <li>• 2..PC+IMM</li> <li>• 3..Sreg</li> </ul> | <b>addrsel:</b><br><ul style="list-style-type: none"> <li>• 0..PC</li> <li>• 1..IMM</li> <li>• 2..ALU</li> <li>• 3..Sreg</li> </ul> | <b>op2sel:</b><br><ul style="list-style-type: none"> <li>• 0..Treg</li> <li>• 1..IMM</li> <li>• 2..”0”</li> <li>• 3..”1”</li> </ul> | <b>cond:</b><br><ul style="list-style-type: none"> <li>• 0..c</li> <li>• 1..corz</li> <li>• 2..z</li> <li>• 3..n</li> </ul> | <b>aluop:</b><br><ul style="list-style-type: none"> <li>• 0..+</li> <li>• 1..-</li> <li>• 2..*</li> <li>• 3../</li> <li>• ...</li> </ul> |
|--|--|--|---|---|---|--|

Format 1:


Op.koda	Treg	Sreg	Dreg
7	3	3	3

Format 2:

- Format 1 + 16-bitni tak. operand


v 0.5

# MiMo - Microprogrammed CPU Model v0.5 EVO




**Quick tips:**  
 Use ctrl+K to manually toggle global clock signal.  
 Use Simulate->Ticks Enabled for automatic clock signal.

## Microcode Control Unit Control ROM



## Decision ROM



Based on: <http://minnie.tuhs.org/Programs/UcodeCPU/index.html>  
 v05: Migration to EVO, Debug, Counters, ImmReg Units



# Spisek in opis podprtih ukazov v zbirniku

<b>add Rd,Rs,Rt (0)</b> Rd <- Rs + Rt	PC <- PC + 1	<b>asr Rd,Rs,Rt (13)</b> Rd <- Rs >> Rt (filled bits are the sign bit)	PC <- PC + 1	<b>lsli Rd,Rs,immed (26)</b> Rd <- Rs << immed	PC <- PC + 2
<b>sub Rd,Rs,Rt (1)</b> Rd <- Rs - Rt	PC <- PC + 1	<b>rol Rd,Rs,Rt (14)</b> Rd <- Rs rolled left by Rt bits	PC <- PC + 1	<b>lsri Rd,Rs,immed (27)</b> Rd <- Rs >> immed	PC <- PC + 2
<b>mul Rd,Rs,Rt (2)</b> Rd <- Rs * Rt	PC <- PC + 1	<b>ror Rd,Rs,Rt (15)</b> Rd <- Rs rolled right by Rt bits	PC <- PC + 1	<b>asri Rd,Rs,immed (28)</b> Rd <- Rs >> immed (filled bits are the sign bit)	PC <- PC + 2
<b>div Rd,Rs,Rt (3)</b> Rd <- Rs / Rt	PC <- PC + 1	<b>addi Rd,Rs,immed (16)</b> Rd <- Rs + immed	PC <- PC + 2	<b>roli Rd,Rs,immed (29)</b> Rd <- Rs rolled left by immed bits	PC <- PC + 2
<b>rem Rd,Rs,Rt (4)</b> Rd <- Rs % Rt	PC <- PC + 1	<b>subi Rd,Rs,immed (17)</b> Rd <- Rs - immed	PC <- PC + 2	<b>rori Rd,Rs,immed (30)</b> Rd <- Rs rolled right by immed bits	PC <- PC + 2
<b>and Rd,Rs,Rt (5)</b> Rd <- Rs AND Rt	PC <- PC + 1	<b>muli Rd,Rs,immed (18)</b> Rd <- Rs * immed	PC <- PC + 2	<b>addc Rd,Rs,Rt,immed (31)</b> Rd <- Rs + Rt if carry set, PC <- immed else PC <- PC + 2	
<b>or Rd,Rs,Rt (6)</b> Rd <- Rs OR Rt	PC <- PC + 1	<b>divi Rd,Rs,immed (19)</b> Rd <- Rs / immed	PC <- PC + 2	<b>subc Rd,Rs,Rt,immed (32)</b> Rd <- Rs - Rt if carry set, PC <- immed else PC <- PC + 2	
<b>xor Rd,Rs,Rt (7)</b> Rd <- Rs XOR Rt	PC <- PC + 1	<b>remi Rd,Rs,immed (20)</b> Rd <- Rs % immed	PC <- PC + 2	<b>jeq Rs,Rt,immed (33)</b> if Rs == Rt, PC <- immed else PC <- PC + 2	
<b>nand Rd,Rs,Rt (8)</b> Rd <- Rs NAND Rt	PC <- PC + 1	<b>andi Rd,Rs,immed (21)</b> Rd <- Rs AND immed	PC <- PC + 2	<b>jne Rs,Rt,immed (34)</b> if Rs != Rt, PC <- immed else PC <- PC + 2	
<b>nor Rd,Rs,Rt (9)</b> Rd <- Rs NOR Rt	PC <- PC + 1	<b>ori Rd,Rs,immed (22)</b> Rd <- Rs OR immed	PC <- PC + 2	<b>jgt Rs,Rt,immed (35)</b> if Rs > Rt, PC <- immed else PC <- PC + 2	
<b>not Rd,Rs (10)</b> Rd <- NOT Rs	PC <- PC + 1	<b>xori Rd,Rs,immed (23)</b> Rd <- Rs XOR immed	PC <- PC + 2	<b>jle Rs,Rt,immed (36)</b> if Rs <= Rt, PC <- immed else PC <- PC + 2	
<b>lsl Rd,Rs,Rt (11)</b> Rd <- Rs << Rt	PC <- PC + 1	<b>nandi Rd,Rs,immed (24)</b> Rd <- Rs NAND immed	PC <- PC + 2	<b>jlt Rs,Rt,immed (37)</b> if Rs < Rt, PC <- immed else PC <- PC + 2	
<b>lsr Rd,Rs,Rt (12)</b> Rd <- Rs >> Rt	PC <- PC + 1	<b>nori Rd,Rs,immed (25)</b> Rd <- Rs NOR immed	PC <- PC + 2		

**jge Rs,Rt,immed (38)**

if Rs &gt;= Rt, PC &lt;- immed else PC &lt;- PC + 2

**jeqz Rs,immed (39)**

if Rs == 0, PC &lt;- immed else PC &lt;- PC + 2

**jnez Rs,immed (40)**

if Rs != 0, PC &lt;- immed else PC &lt;- PC + 2

**jgtz Rs,immed (41)**

if Rs &gt; 0, PC &lt;- immed else PC &lt;- PC + 2

**jlez Rs,immed (42)**

if Rs &lt;= 0, PC &lt;- immed else PC &lt;- PC + 2

**jltz Rs,immed (43)**

if Rs &lt; 0, PC &lt;- immed else PC &lt;- PC + 2

**jgez Rs,immed (44)**

if Rs &gt;= 0, PC &lt;- immed else PC &lt;- PC + 2

**jmp immed (45)**

PC &lt;- immed

**beq Rs,Rt,immed (46)**

if Rs == Rt, PC &lt;- PC + immed else PC &lt;- PC + 2

**bne Rs,Rt,immed (47)**

if Rs != Rt, PC &lt;- PC + immed else PC &lt;- PC + 2

**bgt Rs,Rt,immed (48)**

if Rs &gt; Rt, PC &lt;- PC + immed else PC &lt;- PC + 2

**ble Rs,Rt,immed (49)**

if Rs &lt;= Rt, PC &lt;- PC + immed else PC &lt;- PC + 2

**blt Rs,Rt,immed (50)**

if Rs &lt; Rt, PC &lt;- PC + immed else PC &lt;- PC + 2

**bge Rs,Rt,immed (51)**

if Rs &gt;= Rt, PC &lt;- PC + immed else PC &lt;- PC + 2

**beqz Rs,immed (52)**

if Rs == 0, PC &lt;- PC + immed else PC &lt;- PC + 2

**bnez Rs,immed (53)**

if Rs != 0, PC &lt;- PC + immed else PC &lt;- PC + 2

**bgtz Rs,immed (54)**

if Rs &gt; 0, PC &lt;- PC + immed else PC &lt;- PC + 2

**blez Rs,immed (55)**

if Rs &lt;= 0, PC &lt;- PC + immed else PC &lt;- PC + 2

**bltz Rs,immed (56)**

if Rs &lt; 0, PC &lt;- PC + immed else PC &lt;- PC + 2

**bgez Rs,immed (57)**

if Rs &gt;= 0, PC &lt;- PC + immed else PC &lt;- PC + 2

**br immed (58)**

PC &lt;- PC + immed

*# Register 7 is used as the stack pointer. It points at the most-recently pushed value on the stack. M[ ] means the memory cell at the location in the brackets.***jsr immed (59)**

R7--

M[R7] &lt;- PC + 2, i.e. skip the current 2-word instruction

PC &lt;- immed

**rts (60)**

PC &lt;- M[R7]

R7++

**inc Rs (61)**

Rs &lt;- Rs + 1

PC &lt;- PC + 1

**dec Rs (62)**

Rs &lt;- Rs - 1

PC &lt;- PC + 1

**li Rd,immed (63)**

Rd &lt;- immed

PC &lt;- PC + 2

**lw Rd,immed (64)**

Rd &lt;- M[immed]

PC &lt;- PC + 2

**sw Rd,immed (65)**

M[immed] &lt;- Rd

PC &lt;- PC + 2

**lwi Rd,Rs,immed (66)**

Rd &lt;- M[Rs+immed]

PC &lt;- PC + 2

**swi Rd,Rs,immed (67)**

M[Rs+immed] &lt;- Rd

PC &lt;- PC + 2

**push Rd (68)**

R7--

M[R7] &lt;- Rd

PC &lt;- PC + 1

**pop Rd (69)**

Rd &lt;- M[R7]

R7++

PC &lt;- PC + 1

**move Rd,Rs (70)**

Rd &lt;- Rs

PC &lt;- PC + 1

**clr Rs (71)**

Rs &lt;- 0

PC &lt;- PC + 1

**neg Rs (72)**

Rs &lt;- -Rs

PC &lt;- PC + 1

**lwri Rd,Rs,Rt (73)**

Rd &lt;- M[Rs+Rt]

PC &lt;- PC + 1

**swri Rd,Rs,Rt (74)**

M[Rs+Rt] &lt;- Rd

PC &lt;- PC + 1