

STM32F407 Discovery



Vhodno / izhodne naprave

Prekinitve

+

SysTick Časovnik

STM32F407VG



MS19820V4

Delo na STM32F4 razvojnem sistemu

Priključitev :

- **Mini USB** prikllop na **krajši stranici**, svetila rdeči **LED** diodi

Poseben začetni projekt za STM32F4 (e-učilnica) :

- **dodajanje vsebine (template.s) :**

'template.s - STM32CubeIDE

avigate Search Project Run Window Help

```
template.s
54
55 _start:
56 // Enable GPIO Peripheral Clock (bit 3 in AHB1ENR register)
57 ldr r6, = RCC_AHB1ENR // Load peripheral clock reg address to r6
58 ldr r5, [r6] // Read its content to r5
59 orr r5, #0x00000008 // Set bit 3 to enable GPIO clock
60 str r5, [r6] // Store result in peripheral clock register
61
62 // Make GPIO Pin12 as output pin (bits 25:24 in MODER register)
63 ldr r6, = GPIO_MODER // Load GPIO MODER register address to r6
64 ldr r5, [r6] // Read its content to r5
65 bic r5, #0x3000000 // Clear bits 24, 25 for P12
66 orr r5, #0x01000000 // Write 01 to bits 24, 25 for P12
67 str r5, [r6] // Store result in GPIO MODER register
68
69 // Set GPIO Pin12 to 1 (bit 12 in ODR register)
70 ldr r6, = GPIO_ODR // Load GPIO output data register
71 ldr r5, [r6] // Read its content to r5
72 orr r5, #0x1000 // write 1 to pin 12
73 str r5, [r6] // Store result in GPIO output data register
74
75 // Set GPIO Pin12 to 0 (bit 12 in ODR register)
76 ldr r6, = GPIO_ODR // Load GPIO output data register
77 ldr r5, [r6] // Read its content to r5
78 bic r5, #0x1000 // write 0 to pin 12
79 str r5, [r6] // Store result in GPIO output data register
80
81 loop:
82 nop // No operation. Do nothing.
83 b loop // Jump to loop
84
```



STM32 CubeIDE, STM32F4 (izbrana dokumentacij

----- Razvojni sistem -----

STM32 CubeIDE

ORLab-STM32 - GitHub repozitorij

User Manual Discovery kit stm32f407vg Uploaded 8/11/21, 12:58

DataSheet_stm32f407vg Uploaded 8/11/21, 12:56

Reference Manual rm0090-stm32f407417 Uploaded 8/11/21, 12:57


Programming_Manual_pm0214-stm32-cortexm4-mcus-and-mpu

Arm Cortex-M4 Processor Datasheet Short Uploaded 29/10/21, 15:00

----- Cortex-M arhitektura, zbirnik -----

ARM Cortex-M for Beginners ARM 2017 Uploaded 29/10/21, 14:50

Časovniki



MS19920V4

Vira: Reference & Programming manuals



PM0214 Programming manual

STM32 Cortex[®]-M4 MCUs and MPUs programming manual

Core peripherals

4.5 SysTick timer (STK)

Table 54. System timer registers summary

Address	Name	Type	Required privilege	Reset value	Description
0xE000E010	STK_CTRL	RW	Privileged	0x00000000	SysTick control and status register (STK_CTRL) on page 247
0xE000E014	STK_LOAD	RW	Privileged	Unknown	SysTick reload value register (STK_LOAD) on page 248
0xE000E018	STK_VAL	RW	Privileged	Unknown	SysTick current value register (STK_VAL) on page 249
0xE000E01C	STK_CALIB	RO	Privileged	0xC0000000	SysTick calibration value register (STK_CALIB) on page 250



RM0090 Reference manual

STM32F405/415, STM32F407/417, STM32F427/437 and STM32F429/439 advanced Arm[®]-based 32-bit MCUs

- 17 **Advanced-control timers (TIM1 and TIM8)**
- 18 **General-purpose timers (TIM2 to TIM5)**
- 19 **General-purpose timers (TIM9 to TIM14)**
- 20 **Basic timers (TIM6 and TIM7)**
- 21 **Independent watchdog (IWDG)**
- 22 **Window watchdog (WWDG)**

SysTick časovnik – stanje, nastavitve

4.5.6 SysTick register map

The table provided shows the SysTick register map and reset values. The base address of the SysTick register block is **0xE000 E010**.

Table 55. SysTick register map and reset values

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00	STK_CTRL	Reserved															COUNTFLAG	Reserved											CLKSOURCE	TICKINT	ENABLE		
	Reset Value																0												1	0	0		
0x04	STK_LOAD	Reserved					RELOAD[23:0]																										
	Reset Value						0 0																										
0x08	STK_VAL	Reserved					CURRENT[23:0]																										
	Reset Value						0 0																										
0x0C	STK_CALIB	Reserved					TENMS[23:0]																										
	Reset Value						0 0																										

Osnovni registri za delovanje SysTick časovnika:

STK_CTRL : vklop časovnika

CLKSOURCE=1, TICKINT=1, ENABLE=1

ko prešteje do 0, postavi zahtevo po prekinitvi in proži PSP

STK_LOAD : zač. vrednost štetja (šteje proti 0)

STK_LOAD = število period


STK_VAL : trenutna vrednost števca

STK_VAL = nekje med STK_LOAD in 0

SysTick časovnik (Registri za nastavitve delovanja)

4.5.1 SysTick control and status register (STK_CTRL)

Address offset: 0x00



Bit 16 **COUNTFLAG**:

Returns 1 if timer counted to 0 since last time this was read.

Bits 15:3 Reserved, must be kept cleared.

Bit 2 **CLKSOURCE**: Clock source selection

Selects the clock source.

0: AHB/8

1: Processor clock (AHB)

Bit 1 **TICKINT**: SysTick exception request enable

0: Counting down to zero does not assert the SysTick exception request

1: Counting down to zero asserts the SysTick exception request.

Note: Software can use COUNTFLAG to determine if SysTick has ever counted to zero.

Bit 0 **ENABLE**: Counter enable

Enables the counter. When ENABLE is set to 1, the counter loads the RELOAD value from the LOAD register and then counts down. On reaching 0, it sets the COUNTFLAG to 1 and optionally asserts the SysTick depending on the value of TICKINT. It then loads the RELOAD value again, and begins counting.

0: Counter disabled


1: Counter enabled

Vklop prekinitve

SysTick časovnik (Registri za nastavitve delovanja)

4.5.2 SysTick reload value register (STK_LOAD)

Address offset: 0x04



Bits 31:24 Reserved, must be kept cleared.

Bits 23:0 **RELOAD**: RELOAD value

The LOAD register specifies the start value to load into the STK_VAL register when the counter is enabled and when it reaches 0.

Calculating the RELOAD value

The RELOAD value can be any value in the range 0x00000001-0x00FFFFFF. A start value of 0 is possible, but has no effect because the SysTick exception request and COUNTFLAG are activated when counting from 1 to 0.

The RELOAD value is calculated according to its use:

- | To generate a multi-shot timer with a period of N processor clock cycles, use a RELOAD value of N-1. For example, if the SysTick interrupt is required every 100 clock pulses, set RELOAD to 99.
- | To deliver a single SysTick interrupt after a delay of N processor clock cycles, use a RELOAD of value N. For example, if a SysTick interrupt is required after 100 clock pulses, set RELOAD to 99.


SysTick časovnik (*Registri za nastavitve delovanja*)

4.5.3 SysTick current value register (STK_VAL)

Address offset: 0x08

Reset value: 0x0000 0000

Required privilege: Privileged



Bits 31:24 Reserved, must be kept cleared.

Bits 23:0 **CURRENT**: Current counter value

The VAL register contains the current value of the SysTick counter.

Reads return the current value of the SysTick counter.

A write of any value clears the field to 0, and also clears the COUNTFLAG bit in the STK_CTRL register to 0.

Table 61. Vector table for STM32F405xx/07xx and STM32F415xx/17xx

Position	Priority	Type of priority	Acronym	Description	Address
-	-	-	-	Reserved	0x0000 0000
-	-3	fixed	Reset	Reset	0x0000 0004
-	-2	fixed	NMI	Non maskable interrupt. The RCC Clock Security System (CSS) is linked to the NMI vector.	0x0000 0008
-	-1	fixed	HardFault	All class of fault	0x0000 000C
-	0	settable	MemManage	Memory management	0x0000 0010
-	1	settable	BusFault	Pre-fetch fault, memory access fault	0x0000 0014
-	2	settable	UsageFault	Undefined instruction or illegal state	0x0000 0018
-	-	-	-	Reserved	0x0000 001C - 0x0000 002B
-	3	settable	SVCall	System service call via SWI instruction	0x0000 002C
-	4	settable	Debug Monitor	Debug Monitor	0x0000 0030
-	-	-	-	Reserved	0x0000 0034
-	5	settable	PendSV	Pendable request for system service	0x0000 0038
-	6	settable	SysTick	System tick timer	0x0000 003C
0	7	settable	WWDG	Window Watchdog interrupt	0x0000 0040
1	8	settable	PVD	PVD through EXTI line detection interrupt	0x0000 0044
2	9	settable	TAMP_STAMP	Tamper and TimeStamp interrupts through the EXTI line	0x0000 0048
3	10	settable	RTC_WKUP	RTC Wakeup interrupt through the EXTI line	0x0000 004C
4	11	settable	FLASH	Flash global interrupt	0x0000 0050
5	12	settable	RCC	RCC global interrupt	0x0000 0054
6	13	settable	EXTI0	EXTI Line0 interrupt	0x0000 0058
7	14	settable	EXTI1	EXTI Line1 interrupt	0x0000 005C
8	15	settable	EXTI2	EXTI Line2 interrupt	0x0000 0060
9	16	settable	EXTI3	EXTI Line3 interrupt	0x0000 0064
10	17	settable	EXTI4	EXTI Line4 interrupt	0x0000 0068
11	18	settable	DMA1_Stream0	DMA1 Stream0 global interrupt	0x0000 006C

Table 61. Vector table for STM32F405xx/07xx and STM32F415xx/17xx (continued)

Position	Priority	Type of priority	Acronym	Description	Address
12	19	settable	DMA1_Stream1	DMA1 Stream1 global interrupt	0x0000 0070
13	20	settable	DMA1_Stream2	DMA1 Stream2 global interrupt	0x0000 0074
14	21	settable	DMA1_Stream3	DMA1 Stream3 global interrupt	0x0000 0078
15	22	settable	DMA1_Stream4	DMA1 Stream4 global interrupt	0x0000 007C
16	23	settable	DMA1_Stream5	DMA1 Stream5 global interrupt	0x0000 0080
17	24	settable	DMA1_Stream6	DMA1 Stream6 global interrupt	0x0000 0084
18	25	settable	ADC	ADC1, ADC2 and ADC3 global interrupts	0x0000 0088
19	26	settable	CAN1_TX	CAN1 TX interrupts	0x0000 008C
20	27	settable	CAN1_RX0	CAN1 RX0 interrupts	0x0000 0090
21	28	settable	CAN1_RX1	CAN1 RX1 interrupt	0x0000 0094
22	29	settable	CAN1_SCE	CAN1 SCE interrupt	0x0000 0098
23	30	settable	EXTI9_5	EXTI Line[9:5] interrupts	0x0000 009C
24	31	settable	TIM1_BRK_TIM9	TIM1 Break interrupt and TIM9 global interrupt	0x0000 00A0
25	32	settable	TIM1_UP_TIM10	TIM1 Update interrupt and TIM10 global interrupt	0x0000 00A4
26	33	settable	TIM1_TRG_COM_TIM11	TIM1 Trigger and Commutation interrupts and TIM11 global interrupt	0x0000 00A8
27	34	settable	TIM1_CC	TIM1 Capture Compare interrupt	0x0000 00AC
28	35	settable	TIM2	TIM2 global interrupt	0x0000 00B0
29	36	settable	TIM3	TIM3 global interrupt	0x0000 00B4
30	37	settable	TIM4	TIM4 global interrupt	0x0000 00B8
31	38	settable	I2C1_EV	I ² C1 event interrupt	0x0000 00BC
32	39	settable	I2C1_ER	I ² C1 error interrupt	0x0000 00C0
33	40	settable	I2C2_EV	I ² C2 event interrupt	0x0000 00C4
34	41	settable	I2C2_ER	I ² C2 error interrupt	0x0000 00C8
35	42	settable	SPI1	SPI1 global interrupt	0x0000 00CC
36	43	settable	SPI2	SPI2 global interrupt	0x0000 00D0
37	44	settable	USART1	USART1 global interrupt	0x0000 00D4
38	45	settable	USART2	USART2 global interrupt	0x0000 00D8
39	46	settable	USART3	USART3 global interrupt	0x0000 00DC

Prekinitveni vektorji


```
// Start of text section
.section .text
////////////////////////////////////
// Vectors
////////////////////////////////////
// Vector table start
// Add all other processor specific exceptions/interrupts in order here
.long    __StackTop           // Top of the stack. from linker script
.long    __start +1          // reset location, +1 for thumb mode
.word    NMI_Handler
.word    HardFault_Handler
.word    MemManage_Handler
.word    BusFault_Handler
.word    UsageFault_Handler
.word    0
.word    0
.word    0
.word    0
.word    SVC_Handler
.word    DebugMon_Handler
.word    0
.word    PendSV_Handler
.word    SysTick_Handler

/* External Interrupts */
.word    WWDG_IRQHandler      /* Window WatchDog          */
.word    PVD_IRQHandler       /* PVD through EXTI Line detection */
.word    TAMP_STAMP_IRQHandler /* Tamper and TimeStamps through the EXTI line */
.word    RTC_WKUP_IRQHandler  /* RTC Wakeup through the EXTI line */
```

SysTick Časovnik – krmiljenje

Potrebni koraki za krmiljenje časovnika SysTick:

1. **STK_LOAD** (Reload Value Register): **Value** SYSTICK_RELOAD_1MS
2. **STK_VAL** (Current Value Register): **0, reset to zero**
3. **STK_CTRL** (Control/Status Register): **0b111** :
Proc. Clock, TickInterrupt, enable -> Start SysTick



4. Delovanje:



















Proženje SysTick_Handler vsako 1 ms

SysTick_Handler :

```
.global SysTick_Handler
.type SysTick_Handler, %function
SysTick_Handler:
    push {r3, r4, r5, r6, lr}
    ...
RET: pop {r3, r4, r5, r6, pc}
```

*Števec v r8 šteje 500 ms
Zastavica v r7 pove stanje LED diod
Vse se dogaja v PSP !*

CubeIDE – Registers okno

Name	Value
▼  General Registers	
 r0	0x0
 r1	0x0
 r2	0x0
 r3	0x0
 r4	0x0
 r5	0x1000
 r6	0x40020c14
 r7	0x0
 r8	0x0
 r9	0x0
 r10	0x0
 r11	0x0
 r12	0x0
 sp	0x20020000
 lr	0xffffffff
 pc	0x800002a
 xpsr	0x41000000

CubeIDE – SFR okno

type filter text

Register	Address	Value
> Control		
> FPE		
> ID		
> MPU		
> NVIC		
> NVIC_STIR		
▼ SysTick		
> STCSR	0xe000e010	0x5
> STRVR	0xe000e014	0x3e7f
> STCVR	0xe000e018	0x3e77
> STCR	0xe000e01c	0x4000493e
▼ STM32F407		
> RNG		
> DCMI		
> FSMC		
> DBG		

Device: Cortex_M4
Version: 1.2

Description:
Cortex-M4 core descriptions, generated from ARM developer studio