




ORGANIZACIJA RAČUNALNIKOV

Laboratorijske vaje

Vaja 5: Implementacija strojnih ukazov z mikropodprogrami v MiMo

MiMo – Podatkovna enota v0.5

MiMo - Microprogrammed CPU Model




Novosti v0.5

https://github.com/LAPSYLAB/MiMo_Student_Release

MiMo – Podatkovna enota v0.4a

MiMo - Microprogrammed CPU Model v0.4a



https://github.com/LAPSYLAB/MiMo_Student_Release

3.2.3 MiMo – Kontrolna enota

Mikroukaz = elementarni korak

Vsek mikroukaz določa :

- stanje vseh ?
- naslednji ?

Vhodi v KE:

opcode – operacijska koda ukaza

C, Z, N zastavice

Izhodi iz KE:

Vsi kontrolni signali

Kontrolni signali:

cond – izbira pogoja (C,CorZ,Z,N)

indexsel – opcode_jump


(skok na opcode+uPC)

ucounter(uPC)=2, torej


skok na **opcode + 2**

Microcode Control Unit
Control ROM

Address of third uinstruction is "opcode+2"



Decision ROM





Implementacija ukazov v mikroprogramski CPE MiMo

I. Mikroprogramske nivo:

1. Mikroprogramska realizacija v *basic_microcode.def*
2. Prevajanje: *basic_microcode.def* -> *ucontrol,udecision.rom*

```
C:\winIDEA\MiMo\Distribution_2017_18>micro_assembler.exe basic_microcode_sub.def
00: 00002000 0101      # fetch: [addrsel=pc imload=1]
01: 00080800 0202      #      pcload=1 pcSEL=pc, opcode_jump
02: 00011000 0000      # 0: aluop=add op2sel=treg dwrite=1 regsrc=aluout, goto fetch
03: 00011001 0000      # 1: aluop=sub op2sel=treg dwrite=1 regsrc=aluout, goto fetch
2a: 00004000 8282      # 40: addrSEL=pc imload=1
41: 00001000 8484      # 63: addrSEL=pc dwrite=1 regsrc=databus, goto pcincr
43: 00004000 8383      # 65: addrSEL=pc imload=1
82: 00040021 8485      #      aluop=sub op2sel=const0, if z then pcincr else jump
83: 001000c0 8484      #      addrSEL=immed datawrite=1 dataset=dreg, goto pcincr
84: 00000800 0000      # pcincr:      pcload=1 pSEL=pc, goto fetch
85: 00000a00 0000      # jump: pcload=1 pSEL=immed, goto fetch
```

3. Vnos *.rom datotek v model MiMo in „Save“ v Logisimu:



II. Nivo zbirnega jezika:

1. Uporaba ukaza v testnem programu:


```
main:    li    r1, 2          # r1 is the counter
         li    r2, 1          # Used to decrement r1
loop:   sub  r1, r1, r2      # r1--
        jnez r1, loop       # loop if r1 != 0
        sw   r2, 16          # Save the r2
```

2. Prevajanje: *ime.s* -> *ime.ram*

```
C:\winIDEA\MiMo\Distribution_2017_18>assembler.exe basic_program1_sub.s
0000: 00007e01 0111111000000001
0001: 00000002 0000000000000010
0002: 00007e02 0111111000000010
0003: 00000001 0000000000000001
0004: 00000289 00000010100001001
0005: 00005008 01010000000001000
0006: 00000004 00000000000000100
0007: 00008202 1000001000000010
0008: 00000010 00000000000010000
```


main: li r1, 2
loop: sub r1, r1, r2
 jnez r1, loop
 sw r2, 16

3. Vnos *ime.ram* datoteke v model MiMo :



III. Preizkus delovanja:

1. Reset (po potrebi) :



2. Izvajanje po mikroukazih:


- 2 x pritisk na „Ctrl+T“ (ena urina perioda)


3. Uporaba debug enote:

- izvajanje po mikroukazih, strojnih ukazih
- nastavitev „breakpoint“-a

4. Tekoče izvajanje (brez ustavljanja):

- Vklop (Ticks Enabled)
- Frekvenca urinega signala





ORGANIZACIJA RAČUNALNIKOV

Laboratorijske vaje

Vaja 5: Dodatna gradiva

3.2.2.11 Debug enota

Vsebina zaslona je prikazana v 4 vrsticah in 16 znakih.

Vhodi:

- clock: urin signal Logisim
- Addr: naslov ukaza ustavitev („breakpoint“)
- uPC (mikroprogramskega števca)


Izhod

- CLK: glavni urin signal sistema

Uporabniške kontrole:

- Cycle: ustavitev vsako periodo
- Instr: ustavitev vsak nov strojni ukaz
- Stop: ustavitev na naslovu Addr
- Cont: nadaljuj izvedbo (po ustavitvi)

Avtor: Maks Popović



3.2.2.8 RAM pomnilnik

Naslov RAM 14 bitni

Naslov MiMo 16bitni ???



Naslovno dekodiranje

Izbira čipa (CS)

- Kako priključimo dve (ali več) naprav na vodilo?

- Naenkrat mora biti izbran samo en čip (ali nobeden)
 - Za izbiro uporabimo naslednje signale:
 - R/W*, Naslov($A_0 - A_{15}$)

- Uporabni so biti, ki niso povezani na naslovne signale naprav $A_{15} - A_{14}$
- CSA* in CSB* sta torej funkciji $A_{15} - A_{14}$



Predavanja – Ponovitev

Distribucija

DISTRIBUCIJA

.EXE

.PL (PERL)


.CIRC LOGISIM

.S ZBIRNIK → .ROM MiMo →

.DEF μ-ZBIRNIK → .ROM

ZBIRNIK {

μ-ZBIRNIK



Testni program (basic_program1.s)

BASIC PROGRAM1.S

```
# This program uses the instructions defined in the
# basic_microcode.def file. It counts down to 0 from 2
# and stores -1 in memory location 16.
# (c) GPL3 Warren Toomey, 2012
#
main:    li      r1, 2          # r1 is the counter
          li      r2, -1         # Used to decrement r1
loop:    add    r1, r1, r2      # r1--
          jnez   r1, loop       # loop if r1 != 0
          sw     r2, 16          # Save the r2
```

$$\begin{aligned} R1 &\leftarrow 2 \\ R2 &\leftarrow -1 \end{aligned}$$


$$\text{ZAKA: } R1 \leftarrow R1 + R2$$

B ZAKA, ČE $R1 \neq 0$

$$R2 \rightarrow M[16]$$

Testni program (basic_program1.s)

VSEBINA DAJ POMnilnika po izvedbi SW R2, 1b



Shema izvajanja programa v zbirniku (razlaga)

Shema izvajanja programa v zbirniku v MiMo modelu

v 0.4

PC → RAM → **μPC**

Nasl.	Vsebina strojni uk.	Format strojnega ukaza				Program v zbirniku	Kontrolni naslov		Mikroprogram				Decision ROM		
		Op.koda	Treg	Sreg	Dreg		Dec	Hex	Kontrolni signali, naslednji mikroukaz				T	F	
0000:	7e01	63			1	main: li r1, 2	00	00	fetch: addrsel=pc irload=1				01	01	
0001:	0002	Tak. operand					01	01	pcload=1 pcesl=pc, opcode_jump				02	02	
0002:	7e02	63			2	li r2, -1	65	41	addrsel=pc dwrite=1 regsrc=databus, goto pcincr				84	84	
0003:	ffff	Tak. operand					84	41	pcincr: pcload=1 pcesl=pc, goto fetch				00	00	
0004:	0089	0	2	1	1	loop: add r1,r1,r2	2	2	aluop=add op2sel=treg dwrite=1 regsrc=aluout, goto fetch				00	00	
0005:	5008	40			1	jnez r1, loop	40	2a	addrsel=pc imload=1				82	82	
0006:	0004	Tak. operand					82	82	aluop=sub op2sel=const0, if z then pcincr else jump				84	85	
							84	84	pcincr: pcload=1 pcesl=pc, goto fetch				00	00	
							85	85	jump: pcload=1 pcesl=immed, goto fetch				00	00	
0007:	8202	65			2	sw r2, 16	67	43	addrsel=pc imload=1				83	83	
0008:	0010	Tak. operand					83	43	addrsel=immed datawrite=1 datasel=dreg, goto pcincr				84	84	
							84	43	pcincr: pcload=1 pcesl=pc, goto fetch				00	00	

ZBIRNIK → **LST** → **ROM**

0000 → **0001** → **0002** → **0003** → **0004** → **0005** → **0006** → **0007** → **0008**

00000000000000000000000000000000 → **00000000000000000000000000000000** → **00000000000000000000000000000000** → **00000000000000000000000000000000** → **00000000000000000000000000000000** → **00000000000000000000000000000000** → **00000000000000000000000000000000** → **00000000000000000000000000000000**

Program: basic_program1.s:

```

main: li r1, 2          # r1 is the counter
      li r2, -1         # Used to decrement r1
loop: add r1, r1, r2    # r1<-r1+r2 (r2=-1->r1 decrements)
      jnez r1, loop     # if r1 != 0 then jump to loop:
      sw r2, 16          # Save r2 to MEM[16]

```

μ-NASLOV → **μ-REGISTRI** → **μ-MERJAVI** → **μ-KONTROLNI** → **DECISION** → **USEBIJNA ROM**

NASLOV → **HEX** → **BIN** → **VSEBINA**

LI ADD JNE Z

ALU

3.2.4 Mikro-zbirnik

- Mikroukaz : (63: addrsel=pc dwrite=1 regsrc=databus, goto pcincr)

Op.koda	kontrolni signali	naslednji mikroukaz
---------	-------------------	---------------------

- Večbitni kontrolni signali:

kontr. signal	opisna vrednost	enota
aluop	add, sub, mul, div, rem, and, or, xor, nand, nor, not, lsl, lsr, asr, rol, ror	ALE
op2sel	treg, immed, const0, const1	ALE
addrsel	pc, immed, aluout, sreg	nasl. vodilo
pcsel	pc, immed, pcimmed, sreg	PC
regsrc	databus, immed, aluout, sreg	registri
cond	c, corz, z, n	kontr. enota

kontrolni signali, nasl. mikroukaz

↓
naslednji mikroukaz

micro_assembler.pl

```
#!/usr/bin/perl
use strict;
use warnings;

# Microassembler for Warren's 16-bit microcontrolled CPU.
# (c) GPL3 Warren Toomey, 2012

die("Usage: $0 inputfile\n") if (@ARGV!=1);

# Table of control ROM values for the
# known control=value pairs
my %Cvalue= (
    'aluop=add' =>      0,
    'aluop=sub' =>      1,
    'aluop=mul' =>      2,
    'aluop=div' =>      3,
    'aluop=rem' =>      4,
    'aluop=and' =>      5,
```

Mikro-zbirnik

datoteka **basic_microcode.def**

```

fetch: addrsel=pc irload=1          # Address=PC, Load IR register
       pcload=1 pcsel=pc opcode_jump  # PC=PC+1, jump to 2+OPC

# ALU operation '+' on Rd,Rs,Rt
0:     aluop=add op2sel=treg dwrite=1 regsrc=aluout, goto fetch

# JNEZ Rs,immed
40:    addrsel=pc imload=1
       aluop=sub op2sel=const0, if z then pcincr else jump

# li Rd,Immed
63:    addrsel=pc dwrite=1 regsrc=databus, goto pcincr

# Rd->M[immed]
65:    addrsel=pc imload=1
       addrsel=immed datawrite=1 dataset=dreg, goto pcincr

pcincr: pcload=1 pcsel=pc, goto fetch

jump:  pcload=1 pcsel=immed, goto fetch

```

se prevede v

indexsel, pcload

00: 00002000 0101	# fetch: addrsel=pc irload=1
01: 00080800 0202	# pcload=1 pcsel=pc, opcode_jump
02: 00011000 0000	# 0: aluop=add op2sel=treg dwrite=1 regsrc=aluout,
2a: 00004000 8282	# 40: addrsel=pc imload=1
41: 00001000 8484	# 63: addrsel=pc dwrite=1 regsrc=databus,
43: 00004000 8383	# 65: addrsel=pc imload=1
82: 00040021 8485	# aluop=sub op2sel=const0,
83: 001000c0 8484	# addrsel=immed datawrite=1 dataset=dreg,
84: 00000800 0000	# pcincr: pcload=1 pcsel=pc,
85: 00000a00 0000	# jump: pcload=1 pcsel=immed,

3.2.5 Zbirnik

- Prevajanje programa v zbirniku:
 - .\assembler.exe basic_program.s
- pripravi se datoteka, ki se vnese v RAM pomnilnik v MiMo model (Logisim):
 - basic_program.ram
- primer prevajanja v zbirniku ->

assembler.pl

```
#!/usr/bin/perl
use strict;
use warnings;

# Assembler for Warren's 16-bit microcontrolled CPU.
# (c) GPL3 Warren Toomey, 2012
# v0 : Original file
# v1 : Bug fixed: X processing option (11/2017)
#           few instructions' definitions changed
# v2 : corrected bug for swi,lwi ( from 'dX' to 'dsi' )


die("Usage: $0 inputfile\n") if (@ARGV!=1);

# Table of opcode names, the values
# and their arguments
# Meaning of abbreviations in %Opcode:
    # D-reg          if ($atype eq 'd') {
    # D-reg, S-reg is D-reg if ($atype eq 'D') {
    # S-reg          if ($atype eq 's') {
    # T-reg          if ($atype eq 't') {
    # Absolute immediate  if ($atype eq 'i') {
    # Relative immediate if ($atype eq 'I') {
```

3.2.5 Zbirnik

■ Primer (testni):

```
main: li r0, 0          # r0 is the running sum
      li r1, 100         # r1 is the counter
      li r2, -1          # Used to decrement r1
loop: add r0, r0, r1    # r0= r0 + r1
      add r1, r1, r2    # r1--
      jnez r1, loop     # loop if r1 != 0
      sw r0, 256         # Save the result
inf:  jnez r2, inf      # loop if r1 != 0 -> loop forever
```



0000:	00007e00	0111111000000000	main: li r0, 0
0001:	00000000	0000000000000000	
0002:	00007e01	0111111000000001	li r1, 100
0003:	00000064	00000000001100100	
0004:	00007e02	0111111000000010	li r2, -1
0005:	0000ffff	1111111111111111	
0006:	00000040	00000000001000000	loop: add r0, r0, r1
0007:	00000089	00000000010001001	add r1, r1, r2
0008:	00005008	0101000000001000	jnez r1, loop
0009:	00000006	00000000000000110	
000a:	00008200	1000001000000000	sw r0, 256
000b:	00000100	0000000010000000	
000c:	00005010	01010000000010000	inf: jnez r2, inf
000d:	0000000c	000000000000001100	

